

Course code	Course Name	L-T-P - Credits	Year of Introduction
EE363	Computer Organization and Design	3-0-0-3	2016
<b>Prerequisite: Nil</b>			
<b>Course Objectives</b>			
<ul style="list-style-type: none"> <li>To lay the foundation for the study of hardware organization of digital computers.</li> <li>To impart the knowledge on interplay between various building blocks of computer</li> </ul>			
<b>Syllabus</b>			
Basic operational concepts, CPU structure, Arithmetic, Memory hierarchy, Input Output interfacing, Performance analysis, Design			
<b>Expected outcome.</b>			
<ul style="list-style-type: none"> <li>The students will gain general idea about the functional aspects of each building blocks in computer design</li> </ul>			
<b>Text Book:</b>			
W. Stallings, Computer Organization and Architecture: Designing for Performance, 8 <sup>th</sup> Ed., Pearson Education India.			
<b>References:</b>			
<ol style="list-style-type: none"> <li>D. A. Patterson and J. L. Hennessy, Computer Organization and Design, 4<sup>th</sup> Ed., Morgan Kaufmann, 2008.</li> <li>Hamacher, Vranesic &amp; Zaky, Computer Organization, McGraw Hill</li> <li>Heuring V. P. &amp; Jordan H. F., Computer System Design &amp; Architecture, Addison Wesley</li> </ol>			
<b>Course Plan</b>			
Module	Contents	Hours	Sem. Exam Marks
I	Basic Structure of computers – functional units – Historical Perspective -Basic operational concepts – bus structures, Measuring performance: evaluating, comparing and summarizing performance	7	15%
II	Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes	7	15%
<b>FIRST INTERNAL EXAMINATION</b>			
III	Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic	7	15%
IV	The processor: Building a data path - Simple and multi-cycle implementations - Microprogramming – Exceptions	6	15%
<b>SECOND INTERNAL EXAMINATION</b>			
V	Introduction to pipelining-pipeline Hazards, Memory hierarchy - Caches - Cache performance - Virtual memory - Common framework for memory hierarchies	7	20%
VI	Input/output - I/O performance measures – I/O techniques - interrupts, polling, DMA; Synchronous vs. Asynchronous I/O; Controllers. Types and characteristics of I/O devices - Buses - Interfaces in I/O devices - Design of an I/O system	8	20%
<b>END SEMESTER EXAM</b>			